

# 74LS90 Decade and Binary Counters

#### **General Description**

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the DM74LS90.

All of these counters have a gated zero reset and the DM74LS90 also has gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade or four bit binary), the B input is connected to the  $\mathbf{Q}_A$  output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the DM74LS90 counters by connecting the  $\mathbf{Q}_D$  output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output  $\mathbf{Q}_A$ .

#### **Features**


- Typical power dissipation 45 mW
- Count frequency 42 MHz

### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS90M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
DM74LS90N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



#### **Reset/Count Truth Table**

Reset Inputs					Out	put		
R0(1)	R0(2)	R9(1)	R9(2)	$Q_D$ $Q_C$ $Q_B$ $Q_A$				
Н	Н	L	Х	L	L	L	L	
Н	Н	Χ	L	L	L	L	L	
Х	X	Н	Н	Н	L	L	Н	
Х	L	Χ	L	COUNT				
L	X	L	Χ	COUNT				
L	X	X	L	COUNT				
Х	L	L	X	COUNT				

# **Function Tables**

#### BCD Count Sequence (Note 1)

Count	Output						
	$Q_D$	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>			
0	L	L	L	L			
1	L	L	L	Н			
2	L	L	Н	L			
3	L	L	Н	Н			
4	L	Н	L	L			
5	L	Н	L	Н			
6	L	Н	Н	L			
7	L	Н	Н	Н			
8	Н	L	L	L			
9	Н	L	L	Н			

**Bi-Quinary (5-2)** (Note 2)

Count	Output						
	Q <sub>A</sub>	Q <sub>D</sub>	Q <sub>C</sub>	Q <sub>B</sub>			
0	L	L	L	L			
1	L	L	L	Н			
2	L	L	Н	L			
3	L	L	Н	Н			
4	L	Н	L	L			
5	Н	L	L	L			
6	Н	L	L	Н			
7	Н	L	Н	L			
8	Н	L	Н	Н			
9	Н	Н	L	L			


H = HIGH Level L = LOW Level X = Don't Care

Note 1: Output  $\mathbf{Q}_{\mathbf{A}}$  is connected to input B for BCD count.

Note 2: Output  $\mathsf{Q}_\mathsf{D}$  is connected to input A for bi-quinary count.

Note 3: Output  $\mathbf{Q}_{\mathbf{A}}$  is connected to input  $\mathbf{B}$ .

# **Logic Diagram**



The J and K inputs shown without connection are for reference only and are functionally at a high level.

## **Absolute Maximum Ratings**(Note 4)

 Supply Voltage
 7V

 Input Voltage (Reset)
 7V

 Input Voltage (A or B)
 5.5V

 Operating Free Air Temperature Range
 0°C to +70°C

Operating Free Air Temperature Range

O°C to +70°C

The "Recommended Opera for actual device operation."

The "recommended Opera for actual device operation."

Note 4: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	•	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage		2			V
V <sub>IL</sub>	LOW Level Input Voltage				0.8	V
I <sub>OH</sub>	HIGH Level Output Current				-0.4	mA
I <sub>OL</sub>	LOW Level Output Current				8	mA
f <sub>CLK</sub>	Clock Frequency (Note 5)	A to Q <sub>A</sub>	0		32	MHz
		B to Q <sub>B</sub>	0		16	
f <sub>CLK</sub>	Clock Frequency (Note 6)	A to Q <sub>A</sub>	0		20	MHz
		B to Q <sub>B</sub>	0		10	
t <sub>W</sub>	Pulse Width (Note 5)	A	15			
		В	30			ns
		Reset	15			
t <sub>W</sub>	Pulse Width (Note 6)	Α	25			
		В	50			ns
		Reset	25			
t <sub>REL</sub>	Reset Release Time (Note 5)		25			ns
t <sub>REL</sub>	Reset Release Time (Note 6)		35			ns
T <sub>A</sub>	Free Air Operating Temperature	e	0		70	°C

Note 5:  $C_L = 15 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{V}$ . Note 6:  $C_L = 50 \text{ pF}$ ,  $R_L = 2 \text{ k}\Omega$ ,  $T_A = 25^{\circ}\text{C}$  and  $V_{CC} = 5\text{V}$ .

#### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 7)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max			3.4		V
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.7	3.4		V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max	(Note 8)		1		
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	(Note 6)		0.35	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	1
I <sub>I</sub>	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	Reset			0.1	
	Input Voltage	V <sub>CC</sub> = Max	A			0.2	mA
		$V_I = 5.5V$	В			0.4	1
I <sub>IH</sub>	HIGH Level	$V_{CC} = Max, V_I = 2.7V$	Reset			20	
	Input Current		Α			40	μΑ
			В			80	1
I <sub>IL</sub>	LOW Level	$V_{CC} = Max, V_I = 0.4V$	Reset			-0.4	
	Input Current		Α			-2.4	mA
			В			-3.2	1
los	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 9)	•	-20		-100	mA
I <sub>cc</sub>	Supply Current	V <sub>CC</sub> = Max (Note 7)			9	15	mA

Note 9: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 10: I<sub>CC</sub> is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded.

# Switching Characteristics at $V_{CC}$ = 5V and $T_A$ = 25°C

		From (Input)	$R_L = 2 k\Omega$				
Symbol	Parameter	To (Output)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units
			Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock	A to Q <sub>A</sub>	32		20		NAL I-
	Frequency	B to Q <sub>B</sub>	16		10		MHz
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	A to Q <sub>A</sub>		16		20	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	A to Q <sub>A</sub>		18		24	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	A to Q <sub>D</sub>		48		52	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	A to Q <sub>D</sub>		50		60	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	B to Q <sub>B</sub>		16		23	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	B to Q <sub>B</sub>		21		30	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	B to Q <sub>C</sub>		32		37	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	B to Q <sub>C</sub>		35		44	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	B to Q <sub>D</sub>		32		36	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	B to Q <sub>D</sub>		35		44	ns
t <sub>PLH</sub>	Propagation Delay Time LOW-to-HIGH Level Output	SET-9 to Q <sub>A</sub> , Q <sub>D</sub>		30		35	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	SET-9 to Q <sub>B</sub> , Q <sub>C</sub>		40		48	ns
t <sub>PHL</sub>	Propagation Delay Time HIGH-to-LOW Level Output	SET-0 to Any Q		40		52	ns

